



US006822654B1

(12) **United States Patent**
Trivedi et al.

(10) **Patent No.:** **US 6,822,654 B1**
(45) **Date of Patent:** **Nov. 23, 2004**

(54) **MEMORY CONTROLLER CHIPSET**
(75) Inventors: **Sushma Shrikant Trivedi**, Sunnyvale, CA (US); **Joseph P. Bratt**, San Jose, CA (US); **Jack Benkual**, Cupertino, CA (US); **Vaughn Todd Arnold**, Scotts Valley, CA (US); **Yutaka Takahashi**, Cupertino, CA (US); **Steven Todd Weybrew**, Portland, OR (US); **Derek Fujio Iwamoto**, San Jose, CA (US); **David Ligon**, Mountain View, CA (US)

5,878,267 A 3/1999 Hampapuram et al.
5,943,058 A 8/1999 Nagy
5,946,113 A 8/1999 Pritchett
5,963,744 A 10/1999 Slavenburg et al.
5,974,380 A 10/1999 Smyth et al.

(List continued on next page.)

(73) Assignee: **Apple Computer, Inc.**, Cupertino, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 246 days.

(21) Appl. No.: **10/038,700**

(22) Filed: **Dec. 31, 2001**

(51) **Int. Cl.**⁷ **G06F 13/14**

(52) **U.S. Cl.** **345/520; 345/519; 345/531; 345/557; 345/568**

(58) **Field of Search** **345/519, 520, 345/531, 502-505, 559, 557, 568, 536-538, 522, 501; 711/141-146, 104; 710/100, 305-313, 260**

(56) **References Cited**

U.S. PATENT DOCUMENTS

3,016,527 A	1/1962	Gilbert
3,675,212 A	7/1972	Raviv et al.
5,173,695 A	12/1992	Sun et al.
5,510,852 A	4/1996	Shyu
5,740,283 A	4/1998	Meeker
5,754,186 A	5/1998	Tam et al.
5,758,177 A	* 5/1998	Gulick et al. 712/1
5,761,516 A	* 6/1998	Rostoker et al. 710/260
5,768,445 A	6/1998	Troeller et al.
5,798,767 A	8/1998	Poole et al.
5,844,854 A	12/1998	Lee
5,875,355 A	2/1999	Sidwell et al.

OTHER PUBLICATIONS

Microprocessor Report, "LSI Creates Single-Chip X Terminal Controller" by Brian Case, Oct. 30, 1991.*
IEEE Micro, "Hardware-Software Interactions on Mpac", by Paul Kalapathy, Mar./Apr. 1997, pp. 20-26.*
IEEE Micro, "Talisman: Multimedia for the PC", by Martin Randall, Mar./Apr. 1997, pp. 11-19.*
Linley Gwennap, "MediaGX Targets Low-Cost PCs", *Microprocessor Report*, vol. 11, No. 3, Mar. 10, 1997, pp. 1-8.
Proposed SMPTE Standard for Television, SMPTE 314M, pp. 146.
AltiVec Technology, Programming Interface Manual, Motorola, Rev. o, Jun. 1999, p. 4-84.
AltiVec Technology, Programming Environments Manual, Motorola, Rev. 0, Nov. 1998, pp. 1-1-1-12, p. 6-113.

Primary Examiner—Kee M. Tung
(74) *Attorney, Agent, or Firm*—Blakely, Sokoloff, Taylor & Zafman LLP

(57) **ABSTRACT**

At least one chip of a chipset in a computer system having at least one host processor and a host memory are described herein. In one aspect of the invention, an exemplary chip includes an interconnect, a memory interface coupled to the interconnect, the memory interface providing access to the host memory and controlling memory refresh and memory access, a host interface coupled to the interconnect, the host interface providing access to the host processor, and a programmable media processor coupled to the interconnect, the media processor accessing the host through the host interface and the media processor accessing the host memory through the memory interface, wherein the media processor processes time based media.

35 Claims, 101 Drawing Sheets

