



US006037822A

United States Patent [19]

[11] Patent Number: **6,037,822**

Rao et al.

[45] Date of Patent: **Mar. 14, 2000**

[54] **METHOD AND APPARATUS FOR DISTRIBUTING A CLOCK ON THE SILICON BACKSIDE OF AN INTEGRATED CIRCUIT**

[75] Inventors: **Valluri R. Rao**, Saratoga; **Jeffrey K. Greason**, Tehachapi; **Richard H. Livengood**, Los Gatos, all of Calif.

[73] Assignee: **Intel Corporation**, Santa Clara, Calif.

[21] Appl. No.: **08/938,486**

[22] Filed: **Sep. 30, 1997**

[51] Int. Cl.⁷ **H03K 1/04**

[52] U.S. Cl. **327/298; 327/295; 327/565; 257/698; 257/778**

[58] Field of Search **327/292, 295, 327/298, 564-566; 395/551, 552, 555-558; 257/698, 773, 774, 776, 777, 778**

[56] **References Cited**

U.S. PATENT DOCUMENTS

5,501,006	3/1996	Gehman, Jr. et al.	29/840
5,717,229	2/1998	Zhu	257/208
5,760,478	6/1998	Bozso et al.	257/777

Primary Examiner—Kenneth B. Wells
Attorney, Agent, or Firm—Blakely, Sokoloff, Taylor & Zafman LLP

[57] **ABSTRACT**

A method and apparatus for clocking an integrated circuit. The apparatus includes an integrated circuit having a clock driver disposed in a first side of a semiconductor substrate, and a clock distribution network coupled to the clock driver and disposed in a second side of the semiconductor substrate to send a clock signal to clock an area of the integrated circuit.

9 Claims, 12 Drawing Sheets

